NAND logic
Encyclopedia : N : NA : NAN : NAND logic
- This article is about NAND Logic in the sense of building other logic gates using just NAND gates. For information on NAND Gates, see NAND Gate. For NAND in the purely logical sense, see NAND. For logic gates generally, see Logic Gate.
NAND
Obviously this is just a NAND gate:
| Desired Gate | NAND Construction |
|
|
NOT
This is made by joining the legs of a NAND gate. As a NAND gate is equivalent to an AND gate leading to NOT gate, this automatically sees to the "AND" part of the NAND gate, leaving only the NOT part.
| Desired Gate | NAND Construction |
|
|
AND
This is made by combining a NAND gate with a NOT gate as shown below. This gives a NOT NAND, i.e. AND.
| Desired Gate | NAND Construction |
|
|
OR
If the truth table for an NAND gate is examined, it can be seen that if any of the inputs are 0, then the output will be 1. However to be an OR gate, if any input is 1, the output must also be 1. Therefore, if the inputs are inverted, any high input will trigger a high ouput.
| Desired Gate | NAND Construction |
|
|
NOR
A NOR gate is simply an OR gate with an inverted output:
| Desired Gate | NAND Construction |
|
|
XOR
| Desired Gate | NAND Construction |
|
|
XNOR
An XNOR gate is simply an XOR gate with an inverted output:
| Desired Gate | NAND Construction |
|
|
From Wikipedia, the Free Encyclopedia. Original article here. Support Wikipedia by contributing or donating.
All text is available under the terms of the GNU Free Documentation License See Wikipedia Copyrights for details.